



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/389,491	09/03/1999	KI-YOUNG LEE	028213-0101	5458

27849 7590 04/09/2002

THE LAW OFFICES OF EUGENE M. LEE, PLLC
1101 WILSON BOULEVARD
SUITE 2000
ARLINGTON, VA 22209

EXAMINER

BROCK II, PAUL E

ART UNIT

PAPER NUMBER

2815

DATE MAILED: 04/09/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/389,491

Applicant(s)

LEE ET AL.

Examiner

Paul E Brock II

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 27 February 2002.
- 2a) ☒ This action is FINAL. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 12, 14-24 and 26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☐ Claim(s) _____ is/are rejected.
- 7) ☒ Claim(s) 12, 14-24 and 26 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 03 October 1999 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 12, 14 – 16, 18 – 22, 24 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gambino et al. (USPAT 6166423, Gambino) in view of Fazan et al. (USPAT Re. 36,786, Fazan) and Hayden (USPAT 5498889).

Gambino discloses a method of making a semiconductor integrated circuit capacitor in figures 11 – 26.

With regard to claim 12, Gambino discloses in figure 11 providing an insulating substrate (305). Gambino discloses in figure 11 simultaneously forming a first wire line (315) and a lower electrode (310) on predetermined surfaces of the insulating surfaces. Gambino discloses in figure 11 forming an interlevel insulating layer (307) on the substrate, on the first wire line, and on the lower electrode. Gambino discloses in figure 12 selectively etching the interlevel insulating layer to expose a predetermined surface of the lower electrode and a predetermined surface of the first wire line thereby simultaneously forming in the interlevel insulating layer: (i) a first via hole (320) having sidewalls and disposed above the lower electrode; and (ii) a second via hole (330) disposed above the first wire line. Gambino discloses

Art Unit: 2815

in figure 13 forming a conductive layer (328) on the interlevel insulating layer and in the first and second via holes. Gambino discloses in figure 14 etching back the conductive layer.

Gambino does not disclose etching back the conductive layer to form a spacer on the sidewalls of the first via hole. Fazan teaches in column 4, lines 66 and 67, column 5, lines 1 – 14 and figures 1 and 2 etching back a conductive layer to form: (i) a conductive sidewall spacer (22) on a conductive layer formed in a first via hole (21) and on sidewalls of the first via hole for preventing dielectric disconnection. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the etching back of a conductive layer of Fazan to form the conductive spacers in the first via hole of Gambino in order to maximize the area of a capacitor electrode. Gambino further teaches etching back to form: (ii) a conductive plug in the second via hole; and (iii) an exposed surface containing the conductive plug, the predetermined surface of the lower electrode, and predetermined surfaces of the interlevel insulating layer.

Gambino discloses in figure 15 forming a dielectric layer on the exposed surface and it is further obvious that the dielectric layer would be formed on the conductive sidewall spacer and the conductive layer formed in the first via hole. Gambino discloses in figure 16 removing (332 and 334) the dielectric layer on the exposed surface except for a predetermined portion of the dielectric layer disposed on a predetermined surface of the lower electrode and it is further obvious that the dielectric layer would remain disposed on the conductive sidewall spacer.

Gambino discloses in figures 17 – 18 simultaneously forming: (i) a second wire line (324) connected to the conductive plug; and (ii) an upper electrode (324) connected to the dielectric layer. Gambino and Fazan do not teach that the conductive sidewall spacer is made from a conductive layer comprising tungsten. Hayden teaches in column 4, line 20 a conductive

Art Unit: 2815

sidewall spacer is made from a conductive layer comprising a tungsten containing material. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the tungsten containing sidewall spacer of Hayden in the method of Gambino and Fazan in order to use a material of superior conductivity for the spacer. It is obvious in the method of Gambino, Fazan and Hayden that the etch back would have been a tungsten etch back in order to etch the tungsten containing material and also that the etch back to form the sidewall spacer and the plug is only one etch back step.

Art Unit: 2815

With regard to claim 14, Gambino discloses in column 5, line 33 that the dielectric layer has a structure a single-level structure containing an oxide layer.

With regard to claim 15, Gambino discloses in column 8, lines 7 – 11 the oxide layer is made using a deposition technique employing Plasma Enhanced Oxide (PEOX). It is inherent that PECVD as described in line 17 is the same as PEOX when depositing oxide.

With regard to claim 16, Gambino discloses in column 6, lines 13 – 17 the nitride layer is made using a deposition technique employing Plasma Enhanced Nitride (PESiN). It is inherent that PECVD as described in line 17 is the same as PESiN when depositing nitride.

With regard to claim 18, Gambino discloses in column 5, lines 31 – 45 the lower and upper electrodes are made of aluminum. It is inherent that aluminum used in the processing of silicon wafers is an alloy of aluminum and silicon.

With regard to claim 19, Gambino discloses in column 5, lines 37 – 39 an anti-reflection layer is disposed on the lower and/or upper electrode's surface.

With regard to claim 20, Gambino discloses I column 5, lines 37 – 39 wherein the anti-reflection layer has a single level structure comprised of Ti.

With regard to claim 21, Gambino discloses in column 5, lines 37 – 39 a barrier layer is disposed on the lower and/or upper electrode's surface.

With regard to claim 22, Gambino discloses in column 5, lines 37 – 39 wherein the barrier layer has a single level structure comprised of Ti.

With regard to claim 24, Gambino discloses in column 7, lines 39 – 48 the interlevel insulating layer is selectively etched by the process of dry etching. Reactive ion etching, as disclosed in column 7, line 48 is a dry etching process.

Art Unit: 2815

With regard to claim 26, Fazan teaches in figure 2 that the spacer formed on the sidewalls of the via hole has a sloping surface.

3. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gambino, Fazan and Hayden as applied to claims 12 and 14 above, and further in view of Oh et al. (USPAT 6074907, Oh).

Gambino, Fazan and Hayden do not disclose that the dielectric layer has a multi-level structure containing layers selected from the group consisting of oxide layers, nitride layers, and mixtures thereof. Oh teaches in column 4, lines 49 – 51 a dielectric layer that has a multi-level structure consisting of oxide/nitride/oxide layer (ONO). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the ONO layer of Oh in the process of Gambino and Fazan in order to form a high capacitance capacitor dielectric material.

4. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gambino, Fazan and Hayden as applied to claim 12 above, and further in view of Nulty et al. (USPAT 6066,555, Nulty).

Gambino, Fazan and Hayden do not disclose further comprising, after forming the first and second via holes, RF sputter etching the interlevel insulating layer and the first and second via holes. Nulty teaches in column 2, lines 56 – 60 RF sputter etching an interlevel insulating layer and via holes. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the RF sputter etching of Nulty in the process of Gambino and Fazan

Art Unit: 2815

in order to remove native oxide on top of the conducting layers as stated by Nulty in column 2, lines 56 – 60.

Response to Arguments

5. Applicant's arguments with respect to claims 12, 14 – 24 and 26 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

1. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul E Brock II whose telephone number is (703)308-6236. The examiner can normally be reached on 8:30 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703)308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular communications and (703)308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Paul E Brock II
April 5, 2002



EDDIE LEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800